C2BIST (Circular CA BlST) is a Built-In Self Test (BIST) architecture for sequential circuits based on Cellular Automata (CA). When CA cells implement suitable rules, this structure shows good test generation capabilities, reaching high fault coverage. The main characteristic of this approach is that the same CA is used for both generation and compaction, leading to a trade-off between attained fault coverage and area overhead more favorable than other BIST approaches. On the other hand, the main problem is that the circuit, during the test phase, may enter a loop early, reducing the attained fault coverage. The paper analyzes this problem and proposes a solution based on the partial reset technique, that is able to break cycles by exploiting the circuit flip-flops synchronous reset signal with a small area overhead with respect to the basic C2BIST architecture. Experimental results allow a quantitative evaluation of the effectiveness of this approach.

An improved cellular automata-based BIST architecture for sequential circuits / Corno, Fulvio; SONZA REORDA, Matteo; Squillero, Giovanni. - 1:(2000), pp. 76-79. (Intervento presentato al convegno ISCAS2000: IEEE International Symposium on Circuits and Systems tenutosi a Geneva (CHE) nel 28-31 May 2000) [10.1109/ISCAS.2000.857030].

An improved cellular automata-based BIST architecture for sequential circuits

CORNO, Fulvio;SONZA REORDA, Matteo;SQUILLERO, Giovanni
2000

Abstract

C2BIST (Circular CA BlST) is a Built-In Self Test (BIST) architecture for sequential circuits based on Cellular Automata (CA). When CA cells implement suitable rules, this structure shows good test generation capabilities, reaching high fault coverage. The main characteristic of this approach is that the same CA is used for both generation and compaction, leading to a trade-off between attained fault coverage and area overhead more favorable than other BIST approaches. On the other hand, the main problem is that the circuit, during the test phase, may enter a loop early, reducing the attained fault coverage. The paper analyzes this problem and proposes a solution based on the partial reset technique, that is able to break cycles by exploiting the circuit flip-flops synchronous reset signal with a small area overhead with respect to the basic C2BIST architecture. Experimental results allow a quantitative evaluation of the effectiveness of this approach.
2000
0780354826
File in questo prodotto:
Non ci sono file associati a questo prodotto.
Pubblicazioni consigliate

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11583/1661414
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo