[Article] Design of a Portable, Intrinsically Safe Multichannel Acquisition System for High-Resolution, Real-Time Processing HD-sEMG

Original Citation:
Umberto Barone; Roberto Merletti (2013). Design of a Portable, Intrinsically Safe Multichannel Acquisition System for High-Resolution, Real-Time Processing HD-sEMG. In: IEEE TRANSACTIONS ON BIOMEDICAL ENGINEERING, vol. 60 n. 8, pp. 2242-2252. - ISSN 0018-9294

Availability:
This version is available at: http://porto.polito.it/2537892/ since: March 2014

Publisher:
IEEE / Institute of Electrical and Electronics Engineers

Published version:
DOI:10.1109/TBME.2013.2252346

Terms of use:
This article is made available under terms and conditions applicable to Open Access Policy Article ("Public - All rights reserved") , as described at http://porto.polito.it/terms_and_conditions.html

Porto, the institutional repository of the Politecnico di Torino, is provided by the University Library and the IT-Services. The aim is to enable open access to all the world. Please share with us how this access benefits you. Your story matters.

(Article begins on next page)
Design of a portable, intrinsically safe multichannel acquisition system for high-resolution, real-time processing HD-sEMG.

Barone U(1), Merletti R.

Author information:
(1)LISiN Laboratory, Department of Electronics and Telecommunications, Politecnico di Torino, Turin 10129, Italy. umberto.barone@polito.it

A compact and portable system for real-time, multichannel, HD-sEMG acquisition is presented. The device is based on a modular, multiboard approach for scalability and to optimize power consumption for battery operating mode. The proposed modular approach allows us to configure the number of sEMG channels from 64 to 424. A plastic-optical-fiber-based 10/100 Ethernet link is implemented on a field-programmable gate array (FPGA)-based board for real-time, safety data transmission toward a personal computer or laptop for data storage and offline analysis. The high-performance A/D conversion stage, based on 24-bit ADC, allows us to automatically serialize the samples and transmit them on a single SPI bus connecting a sequence of up to 14 ADC chips in chain mode. The prototype is configured to work with 64 channels and a sample frequency of 2.441 ksps (derived from 25-MHz clock source), corresponding to a real data throughput of 3 Mbps. The prototype was assembled to demonstrate the available features (e.g., scalability) and evaluate the expected performances. The analog front end board could be dynamically configured to acquire sEMG signals in monopolar or single differential mode by means of FPGA I/O interface. The system can acquire continuously 64 channels for up to 5 h with a lightweight battery pack of 7.5 Vdc/2200 mAh. A PC-based application was also developed, by means of the open source Qt Development Kit from Nokia, for prototype characterization, sEMG measurements, and real-time visualization of 2-D maps.

PMID: 23508246 [PubMed - indexed for MEDLINE]