Many embedded systems, like medical, sensing, automotive, military, require basic security functions, often referred to as "secure communications". Nowadays, interest has been growing around defining new security related properties, expressing relationships with information flow and access control. In particular, novel research works are focused on formalizing generic security requirements as propagation properties. These kinds of properties, we name them Path properties, are used to see whether it is possible to leak secure data via unexpected paths. In this paper we compare Path properties, described above, with formal security properties expressed in CTL Logic, named Taint properties. We also compare two verification techniques used to verify Path and Taint properties considering an abstraction of a Secure Embedded Architecture discussing the advantages and drawbacks of each approach.

Secure Path Verification / Cabodi, Gianpiero; Camurati, Paolo Enrico; Finocchiaro, SEBASTIANO FABRIZIO; Loiacono, Carmelo; Savarese, Francesco; Vendraminetto, Danilo. - ELETTRONICO. - (2016). (Intervento presentato al convegno IEEE International Verification and Security Workshop) [10.1109/IVSW.2016.7566608].

Secure Path Verification

CABODI, Gianpiero;CAMURATI, Paolo Enrico;FINOCCHIARO, SEBASTIANO FABRIZIO;LOIACONO, CARMELO;SAVARESE, FRANCESCO;VENDRAMINETTO, DANILO
2016

Abstract

Many embedded systems, like medical, sensing, automotive, military, require basic security functions, often referred to as "secure communications". Nowadays, interest has been growing around defining new security related properties, expressing relationships with information flow and access control. In particular, novel research works are focused on formalizing generic security requirements as propagation properties. These kinds of properties, we name them Path properties, are used to see whether it is possible to leak secure data via unexpected paths. In this paper we compare Path properties, described above, with formal security properties expressed in CTL Logic, named Taint properties. We also compare two verification techniques used to verify Path and Taint properties considering an abstraction of a Secure Embedded Architecture discussing the advantages and drawbacks of each approach.
2016
978-1-5090-1141-4
File in questo prodotto:
Non ci sono file associati a questo prodotto.
Pubblicazioni consigliate

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11583/2642251
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo