### TTTC IN GENERAL

**PURPOSE:** The Test Technology Technical Council is a volunteer professional organization sponsored by the IEEE Computer Society. The goals of TTTC are to contribute to members’ professional development and advancement and to help them solve engineering problems in electronic test, and help advance the state-of-the-art. In particular, TTTC aims at facilitating the knowledge flow in an integrated manner, to ensure overall quality in terms of technical excellence, fairness, openness, and equal opportunities.

**MEMBERSHIP:** Membership is open to all individuals interested in test engineering at a professional level.

**DUES:** There are NO dues for TTTC membership and no parent-organization membership requirements.

**BENEFITS:** The TTTC members benefit from personal association with other test professionals. They may have the opportunity to be involved on a wide range of committees. They receive appropriate and updated information and announcements. There are substantial reductions in fees for TTTC-sponsored meetings and tutorials for members of IEEE and/or IEEE Computer Society.

### TTTC ACTIVITIES

**TECHNICAL MEETINGS:** To spread technical knowledge and advance the state-of-the-art, TTTC sponsors many well-known conferences and symposia and holds numerous regional and topical workshops worldwide.

**STANDARDS:** TTTC initiates, nurtures and encourages new test standards. TTTC-initiated Working Groups have produced numerous IEEE standards, including the 1149 series used throughout the industry.

**TECHNICAL ACTIVITIES:** TTTC sponsors a number of Technical Activity Committees (TACs) that address emerging test technology topics and guide a wide range of activities.

**TUTORIALS and EDUCATION:** TTTC sponsors a comprehensive Test Technology Educational Program (TTEP). This program provides opportunities for design and test professionals to update and expand their knowledge base in test technology, and to earn official accreditation from IEEE TTTC, upon the completion of four full day tutorials proposed by TTEP.

### TTTC CONTACT

**TTTC On-Line:** The TTTC Web Site at http://tab.computer.org/tttc offers samples of the TTTC Newsletter, information about technical activities, conferences, workshops and standards, and links to the Web pages of a number of TTTC-sponsored technical meetings.

**Becoming a MEMBER:** Becoming a TTTC member is extremely simple. You may either contact by phone or e-mail the TTTC office, or fill out and submit a TTTC application form, or visit the membership section of the TTTC web site.

**TTTC OFFICE:** 1474 Freeman Drive, Amissville, VA 20106, USA
Phone: +1-540-937-8280  Fax: +1-540-937-7848  E-mail: tttc@computer.org
TTTC-Sponsored Technical Meetings in 2009
For the most current information, please visit the TTTC website (http://tab.computer.org/tttc)
or TTTC Events website (http://www.tttc-events.org)

<table>
<thead>
<tr>
<th>Date</th>
<th>Event Description</th>
<th>Location</th>
<th>Contact Person</th>
</tr>
</thead>
<tbody>
<tr>
<td>3/2-3/5</td>
<td>Latin American Test Workshop (LATW), Rio de Janeiro, Brazil</td>
<td></td>
<td>M. Lubaszewski, Y. Zorian</td>
</tr>
<tr>
<td>3/23-3/25</td>
<td>International Test Synthesis Workshop (ITSW), Austin, TX, USA</td>
<td></td>
<td>J. Dworak</td>
</tr>
<tr>
<td>3/24-3/25</td>
<td>Workshop on Silicon Errors in Logic - System Effects (SESEL), Stanford, CA, USA</td>
<td></td>
<td>A. Wood</td>
</tr>
<tr>
<td>4/15-4/17</td>
<td>Design &amp; Diagnosis of Electronic Circuits &amp; Systems Workshop (DDECS), Liberec, Czech Republic</td>
<td></td>
<td>H. Manhaeve</td>
</tr>
<tr>
<td>4/20-4/24</td>
<td>Design, Automation and Test in Europe (DATE), Nice, France</td>
<td></td>
<td>L. Benini</td>
</tr>
<tr>
<td>5/3</td>
<td>Workshop on Test of Wireless Circuits and Systems (WTW), Santa Cruz, CA, USA</td>
<td></td>
<td>R. Aitken</td>
</tr>
<tr>
<td>5/3-5/7</td>
<td>VLSI Test Symposium (VTS), Santa Cruz, CA, USA</td>
<td></td>
<td>M. Abadir</td>
</tr>
<tr>
<td>5/12-5/15</td>
<td>Workshop on Signal Propagation on Interconnects (SPI), Strasbourg, France</td>
<td></td>
<td>D. Deschacht</td>
</tr>
<tr>
<td>5/25-5/29</td>
<td>European Test Symposium (ETS), Sevilla, Spain</td>
<td></td>
<td>J.L. Huertas Diaz</td>
</tr>
<tr>
<td>6/10-6/12</td>
<td>Intl Mixed-Signals, Sensors, and Systems Test Workshop (IMS3TW), Scottsdale, Arizona</td>
<td></td>
<td>S. Ozev</td>
</tr>
<tr>
<td>7/26</td>
<td>Intl Workshop on Design for Manufacturability &amp; Yield (D3M&amp;Y), San Francisco, CA, USA</td>
<td></td>
<td>Y. Zorian</td>
</tr>
<tr>
<td>7/27</td>
<td>Intl Workshop on Hardware-Oriented Security and Trust (HOST), San Francisco, CA, USA</td>
<td></td>
<td>M. Tehranipoor</td>
</tr>
<tr>
<td>8/31-9/2</td>
<td>Intl Workshop on Memory Technology, Design and Testing (MTDT), Hsinchu, Taiwan</td>
<td></td>
<td>C.-W. Wu, R. Rajsuman</td>
</tr>
<tr>
<td>9/18-9/21</td>
<td>East-West Design and Test Symposium (EWDTS), Moscow, Russia</td>
<td></td>
<td>V. Hahanov, Y. Zorian</td>
</tr>
<tr>
<td>9/15-9/17</td>
<td>Board Test Workshop (BTW), Fort Collins, CO, USA</td>
<td></td>
<td>W. Eklow</td>
</tr>
<tr>
<td>10/8-10/10</td>
<td>Intl Symposium on Defect &amp; Fault Tolerance in VLSI Systems (DFT), Cambridge, MA, USA</td>
<td></td>
<td>M. Tehranipoor, D. Gizopoulos</td>
</tr>
<tr>
<td>11/1-11/6</td>
<td>International Test Conference (ITC), Austin, TX, USA</td>
<td></td>
<td>G. Roberts</td>
</tr>
<tr>
<td>11/5-11/6</td>
<td>Intl Workshop on Design for Reliability and Variability (DRV), Austin, TX, USA</td>
<td></td>
<td>M. Nicolaidis, Y. Zorian</td>
</tr>
<tr>
<td>11/5-11/6</td>
<td>Intl High Level Design Validation and Test Workshop (HLDVT), San Francisco, CA, USA</td>
<td></td>
<td>P. Kalla</td>
</tr>
<tr>
<td>11/15-11/17</td>
<td>International Design &amp; Test Workshop (IDT), Riyadh, Saudi Arabia</td>
<td></td>
<td>S. Al Humaidi</td>
</tr>
<tr>
<td>11/23-11/26</td>
<td>Asian Test Symposium (ATS), Taichung, Taiwan</td>
<td></td>
<td>S.-Y. Huang, M.-D. Shieh</td>
</tr>
<tr>
<td>11/27-11/28</td>
<td>Workshop on RTL and High Level Testing (WRTLT), Hong Kong, China</td>
<td></td>
<td>K. Chakrabarty</td>
</tr>
<tr>
<td>12/2-12/3</td>
<td>Intl Workshop on Testing Embedded and Core-Based System-Chips (TECS), Online</td>
<td></td>
<td>Y. Zorian</td>
</tr>
<tr>
<td>12/2-12/3</td>
<td>Intl Workshop on Testing Embedded and Core-Based System-Chips (TECS), Online</td>
<td></td>
<td>Y. Zorian</td>
</tr>
<tr>
<td>12/7-12/9</td>
<td>International Workshop on Microprocessor Test and Verification (MTV), Austin, TX, USA</td>
<td></td>
<td>M. Abadir</td>
</tr>
<tr>
<td>TBD</td>
<td>Intl Workshop on Defect and Data Driven Testing (D3T), TBD, USA</td>
<td></td>
<td>R. Aitken</td>
</tr>
</tbody>
</table>

TTTC Office
1474 Freeman Drive
Amissville, VA 20106
USA

Phone: +1-540-937-8280
Fax: +1-540-937-7848
E-mail: tttc@computer.org

http://tab.computer.org/tttc
IEEE EAST-WEST DESIGN AND TEST SYMPOSIUM 2009
ORGANISING COMMITTEE

**General Chairs**
V. Hahanov – Ukraine
Y. Zorian – USA

**General Vice-Chairs**
D. Bikov - Russia
R. Ubar – Estonia

**Program Chairs**
S. Shoukourian – Armenia
D. Speranskiiy – Russia

**Program Vice-Chairs**
M. Renovell – France
Z. Navabi – Iran

**Steering Committee**
M. Bondarenko – Ukraine
V. Hahanov – Ukraine
R. Ubar – Estonia
Y. Zorian – USA

**Publicity Chairs**
R. Ubar - Estonia
S. Mosin – Russia

**Program Committee**
E. Evdokimov – Ukraine
A. Chatjerjee – USA
E. Gramatova – Slovakia
S. Hellebrand – Germany
A. Ivanov – Canada
M. Karavay – Russia
V. Kharchenko – Ukraine
K. Kuchukjan – Armenia
A. Matrosova – Russia
V. Melikyan - Armenia
O. Novak – Czech Republic
A. Orailoglu – USA
Z. Peng – Sweden
A. Petrenko – Ukraine
P. Prinetto – Italy
J. Raik – Estonia
A. Romankevich – Ukraine
A. Ryjov – Russia
R. Seinauskas – Lithuania
S. Sharshunov – Russia
A. Singh – USA
J. Skobtsov – Ukraine
A. Stempkovsky – Russia
V. Tverdokhlebov – Russia
V. Vardanian – Armenia
V. Yarmolik – Belorussia
E. J. Aas – Norway
J. Abraham – USA
M. Adamski – Poland
A. Barkalov – Poland
R. Bazylevych – Ukraine
V. Dijgan – Russia
A. Drozd – Ukraine
W. Kuzmicz – Poland

**Organizing Committee**
S. Chumachenko – Ukraine
N. Kulbakova – Ukraine
V. Obrizan – Ukraine
A. Kamkin – Russia
K. Petrosyan – Russia
A. Sokolov – Russia
Y. Gubenko – Russia
M. Chupilko – Russia
E. Litvinova – Ukraine
O. Guz – Ukraine
G. Markosyan – Armenia

**EWDT S CONTACT INFORMATION**

Prof. Vladimir Hahanov  
Design Automation Department  
Kharkov National University of Radio Electronics,  
14 Lenin ave, Kharkov, 61166, Ukraine.

Tel.: +380 (57)-702-13-26  
E-mail: hahanov@ktur.kharkov.ua  
Web: www.ewdtest.com/conf/
Flash-memories in Space Applications: Trends and Challenges

Maurizio CARAMIA(*) Stefano DI CARLO(*) Michele FABIANO(*) Paolo PRINETTO(*)

(*) Thales Alenia Space
Command Control and Data Handling
Torino, Italy
Maurizio.Caramia@thalesaleniaspace.com

(+) Politecnico di Torino
Dipartimento di Automatica e Informatica
Torino, Italy
{Stefano.Dicarlo, Michele.Fabiano, Paolo.Prinetto}@polito.it

Abstract – Nowadays space applications are provided with a processing power absolutely overcoming the one available just a few years ago. Typical mission-critical space system applications include also the issue of solid-state recorder(s). Flash-memories are nonvolatile, shock-resistant and power-economic, but in turn have different drawbacks. A solid-state recorder for space applications should satisfy many different constraints especially because of the issues related to radiations: proper countermeasures are needed, together with EDAC and testing techniques in order to improve the dependability of the whole system. Different and quite often contrasting dimensions need to be explored during the design of a flash-memory based solid-state recorder. In particular, we shall explore the most important flash-memory design dimensions and trade-offs to tackle during the design of flash-based hard disks for space applications.

I. INTRODUCTION

Nowadays space applications are provided with a processing power absolutely overcoming the one available just a few years ago. However the very strict requirements have often driven the design choices toward older and/or lower-performing radiation-tolerant electronics. Although each new space application has its own story and increasing requirements [1], a typical mission-critical space system application includes, among the several aspects, the design of a solid state recorder(s): this issue is addressed in this paper.

Flash-memory based systems are gaining acceptance and usage not only in the consumer market but in space applications, as well, where they could play the role of high-capacity storage devices: in fact flash-memory guarantees both the non-volatility in case of power loss and a highest storage density, being at the same time shock-resistant and power-economic [2].

However designing flash-based systems for space application requires both exploring a huge number of design dimensions and evaluating a huge amount of trade-offs among all such dimensions. The most relevant dimensions include flash-memory technology, flash-memory architecture, file management system, dependability enhancement strategies, power consumption, weight, physical size. This paper aims to explore the most peculiar flash-memory design dimensions and trade-offs to tackle during the design of flash-based hard disks for space applications.

The paper is organized as follows: Section 2 addresses the main flash-memory peculiarities, while Section 3 explores the dimensions of the issues of designing flash-based mass memory devices, focusing also on the space applications.

II. FLASH-MEMORY CHARACTERISTICS

Flash-memories present several interesting features that properly fit with the requirements of mass-memories for space applications; possible alternatives also need to be evaluated.

Our solid-state recorder would need a relative high capacity: a first possible solution could be DRAMs. On the one hand DRAMs are very fast, reliable and provide a very high data rate, but on the other hand they need a battery pack-up to not lose data and this issue generate an intricate balance between battery mass and data retention time: data retention over years is not feasible and count of battery charge cycles are limited. DRAMs are not discussed anymore in this paper.

The second and more attractive solution is the use of flash-memories. There are two major types of flash-memory in the current market: NOR and NAND flash-memory. NOR flash-memory is for EEPROM replacement and is more suitable for program execution, while NAND flash-memory is more suitable for storage systems [8], [5]: Table 1 briefly sums up the main characteristic of these types of flash-memory.

This paper addresses only NAND flash-memories: in fact they are the most suitable choice for HD replacement.

On the one hand, flash-memories are non-volatile, shock-resistant, and power-economic: a pure flash-memory based solution could guarantee unlimited data retention time and no need of battery backup. On the other hand flash-memories are still much more expensive than hard disk (HD), only rather large data structures could be accessed and, in addition, DDR2 SDRAMs provide higher write/read rate (e.g., 6 Gbit/s) compared to the moderate one accomplished by flash-memories (e.g., up to 80/200 Mbit/s) [2]. Moreover one of the main challenging aspects of flash-memories is that the space already written (i.e., programmed) with data usually cannot be overwritten unless it is erased from the flash-memory device.

A NAND flash-memory is usually partitioned into blocks: each block has a fixed number of pages and each page has a fixed size. A block is the smallest unit for erase operations, while read and write operations are done in terms of pages, i.e.,
a page can be erased only if its whole corresponding block is erased, whereas a page can be read/written independently.

In addition flash-memory wears out after a certain number of erase cycles (i.e., actually $10^6$ for NAND flash-memory): if the erase cycles of a block exceed this number, it becomes a “bad block” and is not reliable for storing data anymore.

Finally another peculiar aspect of flash-memories is that technology provides the possibility of storing more than one bit of information per cell: in fact traditional flash-memory devices (Single-Level Cell or SLC) store only one bit per cell, while newer devices (Multi-Level Cell or MLC) are able to store typically two bits per cell.

III. ISSUES IN DESIGNING FLASH-BASED HARD-DISK FOR SPACE APPLICATIONS

When a flash-based system for space application has to be designed, the investigation of a vast quantity of design parameters needs to be defined. A possible partial taxonomy of such parameters is discussed in the sequel of this section, focusing in particular on:

- Flash-memory Technology
- Flash-memory Architecture
- Flash-memory Wearing, Testing and Dependability
- Using flash-memory as Hard-Disk
- Hard-Disks in Space Applications

A. Flash Technology

First of all designers should choose between NOR and NAND flash-memory. Since the issue of solid-state recorder(s) for space applications is addressed, the most suitable choice is adopting NAND technology: the main reasons are at the same time the non-volatility and the highest storage density [2], with a peculiar shock-resistance and low power-consumption.

B. Flash Architecture

Designers have to decide the size of the blocks and the number of the pages for each block. This may imply selecting the most appropriate flash-memory chipset.

C. Flash-memory Wearing, Testing and Dependability

There are some common issues to address during the design of a flash-based mass memory device, like wearing, testing and dependability: they are strictly linked among each other and designers should evaluate the right trade-off among them.

Wear Leveling – Several approaches have been proposed to tackle the problem of “wearing”. Among all, a significant role is played by the so called wear leveling techniques: it is aiming at distributing data evenly across each memory block of the entire flash-memory to avoid single block to wear out.

Wear leveling techniques like [15] – [22] need to be considered or higher capacity flash-memory devices could be used, then especially taking care of the resulting drawbacks in terms of weight and volume [2]. A comparative analysis of some wear leveling algorithms could be found in [18].

<table>
<thead>
<tr>
<th>TABLE I – NAND VS NOR FLASH-MEMORY</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Standby Power</strong></td>
</tr>
<tr>
<td>Active Power</td>
</tr>
<tr>
<td>Cost per bit</td>
</tr>
<tr>
<td>Read Speed</td>
</tr>
<tr>
<td>Write Speed</td>
</tr>
<tr>
<td>Erase Speed</td>
</tr>
<tr>
<td>Capacity</td>
</tr>
<tr>
<td>Erase Cycles</td>
</tr>
<tr>
<td>File Storage Use</td>
</tr>
<tr>
<td>Code Execution</td>
</tr>
<tr>
<td>Interface</td>
</tr>
</tbody>
</table>

Testing flash-memories – Flash-memory testing is quite different from testing other kinds of memory.

During read/write/erase operations, flash memories can experience disturbances or faults that do not conform to any of the traditionally known fault models used in testing RAMs. Disturbances along the word-line (WL) and the bit-line (BL) are more critical in flash memories as compared with RAMs, because during program (i.e., writing 0) and erase (i.e., writing 1) operations, high voltages are applied to them. [37]

Specific fault models are needed to properly represent the most frequent physical defects. The flash memory specific faults are derived from [36] and the most significant ones include:

- program disturb faults, i.e., disturbance faults that can occur during the programming (writing 0) of a single cell; they are called word-line program disturbance (WPD) and bit-line program disturbance (BPD) [31];
- erase disturb faults, i.e., disturbance faults on erase operations; they are called word-line erase disturbance (WED) and bit-line erase disturbance (BED) [31];
- read disturb faults, i.e., disturbance faults occurring on read operations; it is referred as RD fault;

Both program and erase disturb faults are occurring in a cell sharing a common word-line (a row) or bit-line (a column) with the programmed/erased cell: all these disturbances are able to modify the original value stored inside a cell into another one. The Read-Disturbance (RD) fault occurs on the selected cell when its state changes after consecutive reads. Moreover an Over-Erase Disturbance (OED) occurs when a cell is overly erased such that its threshold voltage is low enough to turn the cell into a depletion-mode transistor [36].

Some conventional RAM fault models may also be used for flash memories, such as stuck-at fault (SAF), transition fault (TF), stuck-open fault (SOF), address decoder fault (AF), and state-coupling fault (CFst) [38].

Secondly efficient test algorithms are needed. Several approaches were proposed for testing NOR flash-memory: in one of the first works [26], the authors proposed Exclusive Faults (EF) and General Faults (GF) algorithms to detect disturbance faults. Later, in [27] flash-memory disturbances

430 IEEE EWDTS, Moscow, Russia, September 18-21, 2009
were modeled as special types of coupling fault: A March-like flash-memory test, called Flash-March and its improvement March-FT were proposed to detect all fault types in flash-memory. Finally, in [28], an improved test/diagnostic algorithm, called Diagonal-FT/Diagonal-FD was proposed to diagnose and distinguish among the disturbance faults, with the help of RAMSES simulator [29]. EF, GF, Flash-March, March-FT and Diagonal-FT algorithms are able to detect both specific flash-memory faults and the same faults as in traditional RAMs, i.e., SAF, TF, SOF, AF and CFst [28].

Finally Built-In Self Test (BIST) and Built-In Self Diagnosis (BISD) circuits have been taken in consideration: quite a lot of strategies and approaches were adopted for testing NOR flash-memory [38]– [40].

D. Using flash-memory as Hard-Disk

Several challenging aspects need to be addressed when using a flash-memory as a mass-memory device: a possible taxonomy is addressed in the sequel of this paragraph.

Operating System Management – Typical system architecture of flash-memory-based file systems has been proposed [22]. Operating systems (OS) and applications were developed in order to operate with magnetic hard-disks.

With NAND flash-memories, a new class of mass-memory devices was born: on the one hand they are physically totally different from magnetic hard-disks, but on the other hand they both have been thought to be a mass-memory device.

OS and applications were and are able to communicate with common hard-disks. Proper solutions are needed in order to let OS successfully communicate with NAND flash-memory devices: block-device emulation and the development of a native flash file system are the two alternatives [8].

Block-device emulation approach lets OS to work with a flash-memory device in a HD-like way: it is adopted to accomplish compatibility among the most typically used OS and the flash device, which is seen as a contiguous array of storage blocks. This is an illusion provided by the so called Flash Translation Layer (FTL). Different and peculiar implementations of FTL were addressed [4]– [7], [22].

If dependability is more important than compatibility, then it makes sense to design an entire file system, a native flash file system. It does not need an explicit type of FTL, does not work trough a block driver layer and is flash-friendly [21].

Conventional file systems (e.g., FAT) have been designed because HD tend to seek quite slowly. The so-called log-structured file systems [14] have been designed also to reduce seek times managing its storage like a circular log. However flash-memories do not have the seek-time issue and derisive gain are possible: some optimizations could be done according to how flash-memory works, improving performance.

JFFS, JFFS2 and YAFFS implement native log-structured file systems. JFFS and JFFS2 [13], [20] are used for flash-memories in embedded systems: they work well on small devices, but slow down on larger ones. Finally YAFFS(2) [21] is the first file system specifically designed for NAND flash-memory, focusing on data integrity and high performance. Comparisons between JFFS2 and YAFFS were proposed [21].

Few file-systems are qualified for space applications [2]. They are designed to get a high level of data consistency: they are usually ad-hoc for the specific interplanetary mission.

Address Translation – Flash-memories contain data which are usually referred with the help of both logical and physical addresses. Data should always have the same logical addresses, even if they are updating: only physical addresses should be modified. However this translation process has to be efficiently implemented for fast operations: this issue is called address translation. Implementations, both in FTL and in native flash file system, need to provide an efficient service.

Bad block management – When a block exceeds the maximum number of erase cycles, it is marked as a bad block. In addition vendors supply NAND flash-memories with some bad blocks, because this obviously leads to a significant reduction in yield costs. However in both cases bad block management has to be addressed: bad blocks have to be detected and excluded from active memory space [30]. Simple techniques to handle bad blocks are commonly used [30], [35].

Garbage Collection – The need of erasing data to modify them leads to many challenging issues. At a certain point free-space is going to run out: invalidated pages have to be erased in order to free some space and the only way to erase them is to erase the whole block they belong to. As a consequence valid pages of the block need to be kept safe somehow and somewhere, then the block can be erased and a new free block is finally ready for being used for the requested operations. This issue is referred as garbage collection.

Reclaiming invalidated space is a critical aspect of flash-memory design. Flexible cleaning algorithms [32], greedy policies [33], aging functions [19] or periodical collection approaches [34] can be adopted to minimize the cleaning cost.

E. Hard-Disks in Space Applications

A solid state recorder for critical space missions needs to satisfy many different constraints, including, among the others, no loss of mass memory data and the guaranteed availability of storage capability at End-Of-Life (EOL). A well-designed flash-based memory system can meet the requirements of interplanetary missions, but its design must compensate for flash’s shortcomings in speed, radiation tolerance, noise, and read/write cycle life and this compensation leverage the costs.

On the one hand there is the need of flash-memories physically qualified to survive in the space environment: vendors should absolutely provide them, with the help of proper strategies and measurements [9] – [12].

On the other hand data integrity, reliability, simplicity, modularity, and autonomy are just some of the key features to fulfill: it is absolutely fundamental also to provide reliable storage of context data, also during spacecraft power outage and in case of a faulty spacecraft computer. Moreover the application of the solid-state recorder should cover a range going from “stand-alone” memory to “embedded” memory. Typical system demands of a space-critical mission have various aspects to be addressed: different data types need to be
Camera-ready was prepared in Kharkov National University of Radio Electronics
by Dr. Svetlana Chumachenko
Lenin ave, 14, KNURE, Kharkov, 61166, Ukraine

Approved for publication: 31.08.2009. Format 60×841/8.
Published by SPD FL Stepanov V.V.
Ukraine, 61168, Kharkov, Ak. Pavlova st., 311

Матеріали симпозіуму «Схід-Захід Проектування та Діагностування – 2009»
Макет підготовлено у Харківському національному університеті радіоелектроніки
Редактори: Володимир Хаханов, Світлана Чумаченко
Пр. Леніна, 14, ХНУРЕ, Харків, 61166, Україна

Підписано до публікації: 31.08.2009. Формат 60×841/8.
Умов. друк. арк. . Тираж: 150 прим.
Видано: СПД ФЛ Степанов В.В.
Вул. Ак. Павлова, 311, Харків, 61168, Україна